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This work is devoted to the study of communication subsystem of networks-on-
chip (NoCs) development with an emphasis on their topologies. The main
characteristics of NoC topologies and the routing problem in NoCs with various
topologies are considered. It is proposed to use two-dimensional circulant
topologies for NoC design, since they have significantly better characteristics
than most common mesh and torus topologies, and, in contrast to many other
approaches to improving topologies, have a regular structure. The emphasis is on
using ring circulants which although in some cases have somewhat worse
characteristics than the optimal circulants, compensate by one-length first
generatrix in such graphs that greatly facilitate routing in them. The paper
considers three different approaches to routing in NoCs with ring circulant
topology: Table routing, Clockwise routing, and Adaptive routing. The
algorithms of routing are proposed, the results of synthesis of routers, based on
them, are presented, and the cost of chip resources for the implementation of
such communication subsystems in NoCs is estimated.
Keyword: Electrical engineering.e01516
ished by Elsevier Ltd. This is an open access article under the CC BY license
y/4.0/).
2 https://doi.org/10.1016/j.heliy
2405-8440/ 2019 The Auth
(http://creativecommons.org/li
Article Nowe015161. Introduction
New tasks, performed by systems-on-chip (SoC), require an increasing performance.
Both their complexity and heterogeneity, as well as the area of SoC, increase. These
lead to the fact that the need for more effective mechanisms of communication is
constantly growing. Here, the experience of traditional computer networks,
embodied in the paradigm of networks-on-chip (NoCs), can help. NoCs are designed
to improve the following SoC parameters [1]: bandwidth scalability in comparison
with traditional bus architectures; SoC energy efficiency and reliability; ready-made
solutions for building different NoCs.
A typical NoC consists of a set of nodes, called IPs, which can be processor cores,
built-in memory, separate specialized hardware modules, I/O interfaces. Each IP
typically has one router to provide packet routing. Intermediate layer, which is a
network interface, connects routers with IP nodes. All these components are inter-
connected by connecting lines [2].
The theory and practice of NoC development has been steadily increasing every
year. There are a large number of different solutions at the level of synchronization
of NoC communication subsystem [3, 4, 5], communication technology [5, 6, 7],
connecting links organization [8], routers organization (packet-level connection
technology [2, 9], route search algorithms [10], flow control [11]), and NoCs
quality-of-service (QoS) arbitrage [2, 4, 9]. The analysis of this wide range of solu-
tions shows that the most common NoCs are synchronous [3] or GALS networks [5]
with packet communication, distributed generation of destination addresses, worm-
hole/virtual channels [12] with packet-level connection and the availability of QoS
mechanisms [4]. This is because such networks provide acceptable bandwidth and
well adapt to various tasks, and that’s why there will be considered networks of
this kind in this work. Moreover, NoCs are constantly evolving; new topologies
and router schemes, as well as other solutions are being introduced. Since the
main task of a NoC is to provide communication between IP nodes, it is obvious
that network reliability depends on the use of an effective communication strategy
between individual NoC nodes. Thus, development and implementation of new rout-
ing architectures ensuring reliable and fast transfer of packets between source and
destination nodes is an important and urgent task.2. Background
2.1. NoC topologies and routing in them
NoC effectiveness is decisively influenced by NoC topology, which greatly affects
the structure of routers, routing algorithm, and costs of connectivity [13]. Choosing
the optimal topology for a particular task can significantly improve NoCon.2019.e01516
or. Published by Elsevier Ltd. This is an open access article under the CC BY license
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nected graph consisting of vertices e routers, and edges e physical links between
them. The basic characteristics of NoC topology are as follows: number of vertices
(N) e computational nodes; number of edges (Ed) e physical connections between
routers; degree of a vertex (St)e number of edges emanating from it; graph diameter
(D) e maximum among the minimum distances between any two vertices; average
distance between nodes (Lav) e mean value of the shortest paths between all nodes
of the graph; etc. [14, 15]. All these parameters significantly influence the efficiency
of routing algorithms and networks connectivity topologies used in NoCs.2.2. Problems that arise when routing in NoCs
Deadlocks occur when two or more packets wait to release each other’s link or buffer
as a result of existence of cycles in the network. To combat deadlock, there are
several strategies. So, with deterministic routing, one can ensure the absence of cy-
cles that will ensure the impossibility of deadlocks. Nevertheless, this is fraught with
a greater danger of the influence of congestion and network errors on the bandwidth
of NoC, since deterministic routing does not provide for the choice of alternative
paths [10]. To prevent deadlocks, there is an approach based on virtual channels
providing alternative routes for passing packets bypassing blocked channels first
proposed in [16]. Another widespread approach was based on the method called
“Turn Model” [17], which predicts deadlocks and changes packet direction, in
such a way, eliminating cycles. Most modern algorithms also use adaptive routing
which avoids most locks, but can lead to active deadlocks, such as “Hot potato” al-
gorithm used in Nostrum NoC [18]. Active deadlocks occur when a packet cannot
reach the destination address for a long time.
There are also congestions (most of the traffic, concentrated in certain places of the
network, while other connections are idle) [19, 20] and network faults (can be per-
manent due to damaged connections and temporary problems) [21].
It should be noted that most problems arise when routing in NoCs are solved at the
level of the router and the choice of correct packet routing strategy, while the cause
of these problems is largely the selected NoC topology. Thus, the topological
approach to the design of NoCs will potentially allow to partially reduce the impact
of those routing problems that arise in NoCs.2.3. Regular mesh-like NoC topologies
Regular topologies include all topologies with a scalable homogeneous structure
most common of which are mesh topology and its improvements e torus and folded
torus. In addition, mesh and torus can have both 2D and 3D shapes. According to
[10], where 136 papers were analyzed, the most common in mesh-like NoCs ison.2019.e01516
or. Published by Elsevier Ltd. This is an open access article under the CC BY license
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it uses the regularity of mesh topology and previously known geometric “form” of
location of network nodes. This allows moving packets first, horizontally and then,
vertically. Thus, routers do not need to store routing tables; it’s enough to compare
the address of the packet destination node with its own address, and then, via a sim-
ple algorithm, the packet is sent to the desired port. In the head pack flit, it is also
sufficient to store only the destination address that allows reducing the amount of
transmission of overhead in the network. Nevertheless, since the algorithm is deter-
ministic, it is vulnerable to deadlocks, congestions, and network faults. This led to
appearance of its numerous modifications by introducing adaptability and the use
of virtual channels [16]. According to [10], with uniform traffic in mesh-like net-
works, deterministic algorithms in comparison with adaptive algorithms provide
higher bandwidth. But even with unevenly distributed traffic, as well as using torus
topology, adaptive algorithms outperform deterministic ones. Deterministic algo-
rithms underutilize transmission channels, while adaptive algorithms distribute
traffic more evenly in the network due to the presence of several routes for passing
of packets. However, the router’s circuit, that implements the adaptive routing algo-
rithm, is more complex and also requires transfer of additional overhead that results
in the consumption of additional resources.
Other regular topologies, such as hypercube (n-cube) [14, 15], n-dimensional cubi-
cally connected cycles (CCC) [16], WK-recursive topology [22], omega and butter-
fly topologies, Benes networks [23], and many other topologies have not found wide
application in NoCs due to their worse characteristics and more complex routing al-
gorithms. Often, there is no unambiguous routing algorithm in such networks that
makes it necessary to resort to routing tables, or use complex nondeterministic rout-
ing algorithms.2.4. Improved non-regular mesh-like NoC topologies
Mesh topology has a relatively low hardware cost and Ed, but a large D and a corre-
spondingly large Lav. Torus topology has maximum resource costs for standard
routers with 5 ports (1 local and 4 external), but relatively small D and Lav. How-
ever, a large step between topologies of different dimensions (Ext) is a significant
drawback. Optimal are topologies with the number of nodes that are powers of nat-
ural numbers. With a different number of nodes, developers are forced to refer to
rectangular topologies that are not optimal, or to use additional routers.
Some studies suggest ways to improve known regular topologies by implementing
additional long irregular links to reduce the diameter of the topology. In [24] it is
proposed to extend the mesh topology by 8 regular connections. The number of addi-
tional connections does not change with the increase in dimensionality of the topol-
ogy; however, it makes it possible to halve the diameter. However, this approachon.2019.e01516
or. Published by Elsevier Ltd. This is an open access article under the CC BY license
censes/by/4.0/).
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critical load of mesh topology by implementing additional irregular long connec-
tions between nodes with large critical traffic between them, is proposed. This
approach reduces the average distance between nodes by 13.1 % and critical load
of the links. However, this leads to an increase in resource costs, as well as appear-
ance of irregularities in the topology and, accordingly, an increase in deadlock prob-
ability which is solved using a specialized routing algorithm [26] based on the theory
of eliminating cycles in graphs, or using routing tables.
Thus, use of different approaches to improving characteristics of mesh-like networks
by completing additional connections leads firstly, to complexity and increase in
dimension of routers, and secondly, to loss of regularity of topologies themselves
and complication of routing algorithm.2.5. Irregular topologies
A separate class is represented by irregular topologies that are used in case of devel-
opment of specialized NoCs for the performance of a specific narrow problem when
its characteristic graph and distribution of data flows between nodes are known in
advance. Topologies, synthesized to optimize one or more network metrics, are
also irregular. For example, the number of connections between nodes can be mini-
mized if the goal is to reduce the hardware costs of connections; as well as network
diameter, if it is necessary to ensure a guaranteed maximum packet delivery distance.
With a large number of nodes, the task of finding a global optimum for a given objec-
tive function is too large for computational resources, and as a result, it is usually
limited to the search of a “good” solution using such method as evolutionary compu-
tation. This approach is exemplified by quasi-optimal topologies [27]. Such topol-
ogies cannot be described in any way as a set of rules. Therefore, routing in them
is possible only with the help of unique routing tables stored in each router or
learning-based algorithms [20]. Sometimes path is calculated in IP nodes and is con-
tained in the head flit. These approaches are resource-intensive that largely offset the
benefits achieved by the optimizing topology [27].3. Study area
3.1. Circulant topologies as an alternative to classical regular
topologies
There is a separate class of regular topologies that were not considered together with
mesh-like topologies. They are circulant topologies. To consider them, there is the
need to give them a mathematical description: a circulant topology is a graph con-
sisting of N vertices and a set S ¼ f1  s1 <. < sk < Ng of generatrices which
can be described as CðN; s1;.; skÞ. Parameter k specifies dimension of the graphon.2019.e01516
or. Published by Elsevier Ltd. This is an open access article under the CC BY license
censes/by/4.0/).
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 v ε V; i ¼ 1; kg, the
number of which is 2k$N.
Thus, circulant network CðN; s1;.; skÞ can be represented as a ring-like structure,
where each vertex is associated with k successive vertices and k previous vertices in
steps of s1;.; sk (Fig. 1). Circulants with one-length first generatrix called ring cir-
culants (Fig. 1a).
For implementation as NoC topologies, circulants of dimension 2 are of primary in-
terest. This class of circulants has a degree of vertices 4 and good topological char-
acteristics which makes it promising for use as a basis for NoCs. Since relatively
small routers with 4 inputs/outputs are suitable for their construction, plenty of ex-
amples were developed (for example, Netmaker library [28]), and their high effi-
ciency and balance were shown.
The theory of second-order circulants is well developed, and it was shown in [29]
that circulants with generatrices, calculated by formula:
Cðn; D 1; DÞ; where D¼
ffiffiffiffiffiffiffi
n=2
p
; n> 2; ð1Þ
were the optimal ones.
We also developed the software making it possible to synthesize circulants with
specified characteristics [30] including ring circulants, optimal circulants, and circu-
lants calculated by formula (1).
Thus, by synthesizing them, we are able to compare their characteristics with the
characteristics of the mesh and torus graphs. Since the diameter and average distance
between the nodes are one of the most important characteristics of NoC, we give theFig. 1. Circulant topology: (a) e Cð9; 1; 3Þ; (b) e Cð9; 2; 3Þ.
on.2019.e01516
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529 (we take topologies only for the number of vertices which are numbers in the
second degree; for mesh and torus topologies, the square form is the most optimal
[14]). Dependencies of Lav andD on the number of vertices are shown in the figures
below.
Based on the obtained graphs, it can be concluded that circulants, at equal costs of
connective resources as torus topology, make it possible to reduce: the diameter to
20.0e59.4 % in comparison with torus, and to 50.0e63.9 % in comparison with
mesh; the average distance e to 2.1e6.7 % in comparison with torus, and to
15.6e29.2 % e in comparison with mesh. This is generally obvious, since torus
can be represented as a circulant-like graph, but not the optimal one. In addition,
in comparison with mesh and torus topologies, it is possible to construct circulant
graphs for any number of vertices without reducing their effectiveness. Thus, the
use of circulant graphs as a topological basis in NoC development makes it possible
to improve NoC characteristics in comparison with mesh and torus topologies
without losing the regularity of networks and increasing the dimension of routers.
Moreover, like in other regular topologies, circulants interconnects can be reconfig-
ured according to the application task graph by adding and removing some links, as
proposed in work [31].
It should be noted that for the routing task, optimal circulants Cðn; D 1; DÞ may
be worse than ring circulants, since the presence of a one-length generatrix simplifies
routing algorithms in them. Nevertheless, as can be seen from the graphs (Fig. 2a),
characteristics of circulants basically coincide, and differ insignificantly in Lav only
at some points (Fig. 2b). The difference inD by 1 can be seen in Fig. 3 in the form of
not frequent spikes. Thus, for some tasks, where it is required to simplify the routing
algorithm, it is justified to use ring circulants, while they also provide a significant
gain in their characteristics in comparison with the classical regular mesh and torus
topologies.4. Design
4.1. Development of the routing algorithms for NoCs with ring
circulant topologies
4.1.1. Table routing algorithm
The number of ports of the router is determined by the order of the circulant as p ¼
2$k, where k e order of the graph [29]. Thus, a router of the ring circulant CðN; 1;
s2Þ has 4 connections to other routers. To navigate in such a network, one can use the
Table routing algorithm based on pre-calculated routes between routers in the
network which are stored in the table. To operate the algorithm, the head flit shouldon.2019.e01516
or. Published by Elsevier Ltd. This is an open access article under the CC BY license
censes/by/4.0/).
Fig. 2. Dependence of average distance between the shortest paths among all the nodes on the number of
nodes: (a) e difference between circulant and mesh-like topologies; (b) e difference between optimal
circulants and ring topologies.
Fig. 3. Dependence of the diameter on the number of nodes.
8 https://doi.org/10.1016/j.heliyon.2019.e01516
2405-8440/ 2019 The Author. Published by Elsevier Ltd. This is an open access article under the CC BY license
(http://creativecommons.org/licenses/by/4.0/).
Article Nowe01516
9 https://doi.org/10.1016/j.heliy
2405-8440/ 2019 The Auth
(http://creativecommons.org/li
Article Nowe01516contain the destination node number. The load on the packet (the size of the address
field, bit) can be calculated by the following formula:
P¼ ½log2 N; ð2Þ
where N e number of nodes in the network.
The structure of the routing table is generally presented below (Table 1). The routers,
being data sources, are given across, and the routers, serving as data receivers, are
given vertically. At the intersection of every line and column, it is put the number
of router output (in the direction of the clockwise movement from 0 to 3), where
the packet should be sent to.
In Fig. 4, the routers are shown as numbered vertices of the graph, and bidirectional
connections between them as edges of the graph. Numbers from 0 to 3 are port
numbers of routers. This means that packets from the 0th router to the 1st router
are sent via the 0th port and received via the 3rd port.
Thus, for routerCð8; 1; 3Þ; the routing tablewill look like the one shown in Table 2. It
should be said that such a table is not an incidence table, and therefore, is not symmet-
rical. It should be also noted that the routing table is stored in a network in a distributed
manner. This is ensured by each router containing its own part of the table, which is the
corresponding line, responsible for sending packets from the current router only.
The amount of memory, consumed by such a table, is described by the formula:
M ¼ N2½log2 p ð3Þ
where N e number of nodes in the network;
½log2 p e required amount of memory (bit) to store the port numbers of router;
p e number of router ports.
The table routing algorithm is very simple and can be implemented as a multiplexer,
which switches the packet to the port whose number corresponds to the destination
node and is selected from the routing table. The use of this algorithm leads to an
increased memory consumption, but at the same time, the state machine, implement-
ing routing algorithm, is relatively simple and takes less logical resources of the chip.Table 1. Routing table.
From/To 0 1 2 .
0 - 0 1 .
1 3 - 0 .
2 2 3 - .
. . . . -
on.2019.e01516
or. Published by Elsevier Ltd. This is an open access article under the CC BY license
censes/by/4.0/).
Fig. 4. Numbering of outputs of the router.
Table 2. Routing table for circulant Cð8; 1; 3Þ
From/To 0 1 2 3 4 5 6 7
0 e 0 0 1 0 3 0 2
1 2 e 0 0 1 0 3 0
2 0 2 e 0 0 1 0 3
3 3 0 2 e 0 0 1 0
4 0 3 0 2 e 0 0 1
5 1 0 3 0 2 e 0 0
6 0 1 0 3 0 2 e 0
7 0 0 1 0 3 0 2 e
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For navigation in ring circulants such as CðN; 1; s2Þ, it is possible to use an algo-
rithm based on iterative calculation of the route from the packet source router to the
router receiver when each router decides to switch the packet to the next router by
only one step. In the packet the difference between the nodes (source and receiver)
is transmitted. The load on the packet is similar to the algorithm with table routing
and is calculated by the formula (2). Additionally, in the router, it is necessary to
store the number of nodes and the value of generatrix s2. Thus, the total size of
the stored data can be calculated using the following formula:
M ¼ N

½log2 N þ

log2
N
2

ð4Þ
where N e number of nodes in the network;
½log2N2 e required amount of memory (bit) to store the number of routers in the
network;on.2019.e01516
or. Published by Elsevier Ltd. This is an open access article under the CC BY license
censes/by/4.0/).
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To store the value of generatrix s2; it is necessary exactly ½log2N2 bits, since it is guar-
anteed to be less than half of the number of nodes [32]. Calculation of the transition is as
follows:first, the direction of transition is determined (in the direction, or opposite to the
direction of the clockwise movement); then the generator is selected. If the difference
between the source and receiver nodes is less than half of the number of nodes, then the
movement in the direction of the clockwise movement is chosen; if more e then the
opposite direction is chosen.When the direction of the clockwise movement is chosen,
the choice of the generator is as follows: until the difference between the source and
receiver nodes is greater than the value of s2, the transition will occur over a larger
generatrix, otherwise e over the small generatrix. The value of address field of the
head flit is recalculated by subtracting the length of the generatrix over which the tran-
sitionwill bemade. Zero value of address field of the head flit is the criterion for the end
of the packet transmission. If the movement was selected clockwise, the general algo-
rithm for selecting the current step is preserved, but the comparison takes place between
the larger generatrix and the difference in the number of nodes in the network and the
value stored in the address field of the head flit. Before the transition, to the address
value in the head flit, the value of the length of the generatrix, over which the transition
occurs, is added. In this case, the criterion for the end of packet transmission is equality
of the value of address field of the head flit to the number of nodes in the network. An
algorithmic description of the proposed algorithm is given below:
algorithm Find_Route_Clockwise is
Input: startNode e start node, endNodee end node,N e count of nodes, s1 e first
generatrix, s2e second generatrix.
Output: startNode e next start node.
1: S)endNode e startNode
2: if S ¼ 0 then
3: return startNode
4: if S < 0 then
5: S)Sþ N
6: if S  N2 then
7: if S  s2 then
8: startNode)ðs2þ startNodeÞ mod N
9: else
10: startNode)ðs1þ startNodeÞ mod N
11: else
12: S)N Son.2019.e01516
or. Published by Elsevier Ltd. This is an open access article under the CC BY license
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14: startNode)ðN s2þ startNodeÞ mod N
15: else
16: startNode)ðN s1þ startNodeÞ mod N
17: if startNode ¼ 0 then
18: startNode) N
19: return startNode
It should be noted that this algorithm will also work with circulants of CðN; 1; s1;
:::; snÞ. To do this, it is enough to check additionally the possibility of moving
along the generatrices in descending order of their index. Nevertheless, the pre-
sented algorithm is not optimal, because in some cases, it will offer paths that
are larger than network diameter, but instead, it will significantly save the router’s
memory.4.3. Adaptive routing algorithm
Evolution of the previous algorithm is an Adaptive algorithm that can change the
direction of movement when calculating the transition to the next node. In this al-
gorithm, it is proposed to store the destination node as an address in the head flit.
The load on the packet remains the same as in the previous algorithm (2). In addi-
tion, the router must store its number, the number of nodes in the network, and the
length of generatrix s2. The total size of the stored data is calculated by the
formula:
M ¼ N

2½log2 N þ

log2
N
2

ð5Þ
where N e number of nodes in the network;
½log2N2 e required amount of memory (bit) to store the number of router and
number of routers in the network;
½log2N2 e required amount of memory (bit) to store generatrix s2.
The operation of algorithm can be divided into two parts. In the first part, there is a
choice of the sequence of transmission of the source and receiver nodes of the packet
transmitted to the second part of the algorithm. This is possible because of the prop-
erties of circulant graphs. This procedure is required to simplify the algorithm for
calculating the direction of movement due to the fact that it will work only with pos-
itive numbers. Also, in the first part, normalization of the chosen direction of the
package movement occurs. In the second part of the algorithm, the next step of
the packet’s movement is calculated directly.on.2019.e01516
or. Published by Elsevier Ltd. This is an open access article under the CC BY license
censes/by/4.0/).
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Input: startNode e start node, endNodee end node,N e count of nodes, s1 e first
generatrix, s2 e second generatrix.
Output: startNode e next start node.
1: if startNode > endNode then
2: startNode)startNode Step CyclesðendNode; startNode; N; s1; s2Þ
3: else
4: startNode)startNodeþ Step CyclesðstartNode; endNode; N; s1; s2Þ
5: if startNode > N then
6: startNode)startNode N
7: else
8: if startNode  0 then
9: startNode)startNodeþ N
10: return startNode
function Step_Cycles is
Input: startNode e start node, endNodee end node,N e count of nodes, s1 e first
generatrix, s2 e second generatrix.
Output: the function returns the best step (direction is also selected)
1: bestWayR)0; stepR)0; bestWayL)0; S)endNode startNode
2: R1)Ss2 þ S mod s2, R2) Ss2  S mod s2þ s2þ 1
3: if S mod s2 ¼ 0 then
4: bestWayR)R1, stepR)s2
5: else
6: if R1 < R2 then
7: bestWayR)R1, stepR)s1
8: else
9: bestWayR)R2, stepR)s2
10: R5)SþNs2 þ ðSþNÞ mod s2, R6) SþNs2  ðSþ NÞ mod s2þ s2þ 1
11: if R5 < bestWayR then
12: bestWayR)R5, stepR)s2
13: if R6 < bestWayR then
14: bestWayR)R6, stepR)s2on.2019.e01516
or. Published by Elsevier Ltd. This is an open access article under the CC BY license
censes/by/4.0/).
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s2þ 1
16: if R9 < bestWayR then
17: bestWayR)R9, stepR)s2
18: if R10 < bestWayR then
19: bestWayR)R10, stepR)s2
20: S)endNode startNodeþN, L1)Ss2 þ S mod s2, L2)Ss2  S mod s2þ
s2þ 1
21: if S mod s2 ¼ 0 then
22: bestWayL)L1, stepL) s2
23: else
24: if L1 < L2 then
25: bestWayL)L1, stepL)ð s1Þ
26: else
27: bestWayL)L2, stepL) s2
28: R7)SþNs2 þ ðSþ NÞ mod s2, R8)SþNs2  ðSþ NÞmod s2þ s2þ 1
29: if R7 < bestWayL then
30: bestWayL)R7, stepL) s2
31: if R8 < bestWayL then
32: bestWayL)R8, stepL) s2
33: R11)SþNþNs2 þ ðSþ Nþ NÞ mod s2, R12) SþNþNs2  ðSþ Nþ
NÞ mod s2þ s2þ 1
34: if R11 < bestWayL then
35: bestWayL)R11, stepL) s2
36: if R12 < bestWayL then
37: bestWayL)R12, stepL) s2
38: if bestWayR < bestWayL then
39: return stepR
40: else
41: return stepL
This algorithm allows finding routes in circulants of CðN; 1; s2Þ in which the num-
ber of cycles does not exceed two. A cycle here is understood as such a route from
node A to node B in which there is a transition through the reference point of the
cycle (Fig. 5). For example, in circulant Cð100; 1; 44Þ the route from node 1 to
node 38 (full path: 1e57e13e69e25e81e37e38) contains two cycles:
1e57e13e69 and 69e25e81e37. To eliminate them, there are lines 15e19 andon.2019.e01516
or. Published by Elsevier Ltd. This is an open access article under the CC BY license
censes/by/4.0/).
Fig. 5. Example of a route with two cycles in the circulant Cð100; 1; 44Þ.
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culants depending on the number of nodes is shown in Fig. 6 (full data are provided
in Appendix 1). Starting from N ¼ 174; there are circulants, the number of cycles in
which exceeds two. For such circulants, additional code lines should be added in a
similar way. It should be noted that the proposed algorithm is specifically shown in
expanded form without using loop operators to show how it becomes more complex
with an increase in the number of cycles, and how the costs of combinational logicFig. 6. Dependence of cycles count on network size.
on.2019.e01516
or. Published by Elsevier Ltd. This is an open access article under the CC BY license
censes/by/4.0/).
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designed for synthesis in the hardware description language as a combinational
block, and this presentation is most easily shifted to what it will look like at the reg-
ister transfer level after synthesis. To save logic, the same type of code lines at the
hardware level can be replaced with a sequential digital automaton, but then the
calculation of the route will take several cycles which will slow down the work of
the whole circuit.5. Calculation
5.1. Criterion of the effectiveness of algorithms
To evaluate the operation of algorithms, an efficiency criterion, taking into account
the number of hops in which a packet could reach, from the first node, all the other
ones, can be offered. As an optimal criterion, the Dijkstra algorithm [33], which gua-
rantees the shortest paths between all the nodes of the network, can be used. Thus,
the efficiency criterion is defined by the formula:
K ¼
PN
i¼1HAð0iÞPN
i¼1HDð0iÞ
ð6Þ
where Ne number of nodes in the network;PN
i¼1
HAð0iÞ e number of hops (from the 0 node to all the other ones) calculated
by the algorithm used;PN
i¼1
HDð0iÞ e number of hops (from the 0 node to all the other ones) calculated
by the Dijkstra algorithm.
According to formula (6), the efficiency of the table routing algorithm will always be
1, because routes are calculated in advance and are optimal ones. For Clockwise al-
gorithm, the efficiency is strongly dependent on the larger generatrix: the larger it is,
the less is the efficiency of the algorithm (Fig. 7). For the adaptive algorithm on the
circulants examined, the efficiency also turned out to be equal to 1, but for circulants
with the number of cycles in routes greater than 2 (Fig. 6), it will decrease. To avoid
this, a modification of the algorithm is required, but it will increase the consumption
of logical resources on the routers.6. Experimental
6.1. Approbation of algorithms operation
Testing of developed algorithms operation was carried out on FPGA Cyclone V
5CGXFC9A6U19I7 of Intel FPGA (Altera). The considered routing algorithmson.2019.e01516
or. Published by Elsevier Ltd. This is an open access article under the CC BY license
censes/by/4.0/).
Fig. 7. Efficiency of Clockwise routing algorithm.
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integrate them into the description of any router. Testing was performed on the two
routers: based on a router from the Netmaker [28] library implementing all the main
technical solutions used in NoCs (wormhole routing, QoS arbitration, etc.), and on
simplified routers from theNoCSimp library [34]. In addition, themodules, generating
connections between routers to support the synthesis of circulant topologies, were
modified. Since routing modules are implemented by separate blocks, their contribu-
tion to the consumption of crystal resources does not depend on the router itself. There-
fore, the results of experiments and synthesis, carried out further, are based on the
simpler NoCSimp library which allows placingmore NoC nodes on limited crystal re-
sources, but the same results are reproducible for more complex routers as well.
For testing, optimal circulants ofCðN; 1; s2Þwith the number of nodes, determined
by the formula N ¼ n2, where N e number of nodes in the network, n e natural
number, were chosen. This is done in order to be able to compare the results of net-
works with circulant topologies with mesh and torus topologies for which the square
shape of the topology is the optimal one (in order to eliminate the influence of the
geometric form of topologies on comparison results) [14, 27].
Based on the above formulas (3e5), the values of the dependencies of memory,
necessary for algorithm operation (bits), on the network size (Fig. 8), were theoret-
ically obtained.
As a result of RTL synthesis, there was obtained the data on the number of ALM
blocks consumed (Fig. 9) and registers (Fig. 10) on the FPGA.
With this compilation, the compiler option, implementing memory on registers, was
chosen. This is not the most effective way, because the same ALMs are spent, but for
the synthesis of memory. On the chip, there are specialized blocks of RAM, designed
to store memory.on.2019.e01516
or. Published by Elsevier Ltd. This is an open access article under the CC BY license
censes/by/4.0/).
Fig. 8. Dependence of memory, consumed by algorithms, on network size.
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tion of the chip resources used before carrying out the simulation (full data and cal-
culations are provided in Appendix 2). For Table routing, the formula UalmT for
calculating the ALMs used and the formula UregT for calculating the registers
used will be:
UalmT ¼74;354þ 15;537xþ 0;464x2; ð7Þ
UregT ¼ 1163;150 9;069xþ 2;940x2: ð8Þ
For the Clockwise algorithm, the formula UalmC for calculating the ALMs used and
the formula UregC for calculating the registers used will be:
UalmC ¼93;577þ 22;553xþ 0;434x2; ð9Þ
UregC ¼43;664þ 21;039xþ 0;270x2: ð10ÞFig. 9. Dependence of ALM blocks, consumed by algorithms, on network size.
on.2019.e01516
or. Published by Elsevier Ltd. This is an open access article under the CC BY license
censes/by/4.0/).
Fig. 10. Dependence of the registers, consumed by algorithms, on network size.
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used and the formula UregA for calculating the registers used will be:
UalmA ¼6237;760þ 684;297xþ 3;329x2; ð11Þ
UregA ¼ 1163;150 9;069xþ 2;940x2: ð12Þ
Based on the fact that the SoC communication subsystem consumes 30e40 % of the
total amount of chip resources [35], it is possible to estimate what size of NoC can fit
in the chip, since one of the main limiting factors is the amount of ALMs and the
number of RAM memory registers. Thus, on the chip 5CGXFC9A6U19I7,
including 113560 ALM blocks and 12492800 RAM registers, in accordance with
formulas (7e12), it is possible to place 275 routers with Table routing algorithm,
278 routers with Clockwise algorithm, and up to 53 routers with Adaptive routing
algorithm. The work did not consider the speed of the network, and DSP blocks
were not used in the synthesis; it is an expensive resource that will necessarily be
used to implement NoC computational nodes. Thus, this work can be referred to
those developing NoC communication subsystem.7. Conclusion
Thus, we showed that classical mesh and torus topologies, used for NoC design, no
longer satisfied modern requirements. There is a need for searching the topologies
that will provide better characteristics in diameter and nodes average distance.
One alternative is to use circulant topologies. We showed that ring circulant topol-
ogies had slightly worse characteristics than optimal circulant topologies, but they
were much better than those possessed by mesh and torus.on.2019.e01516
or. Published by Elsevier Ltd. This is an open access article under the CC BY license
censes/by/4.0/).
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development of routing algorithms in such topologies. We examined various routing
strategies in such networks: Table routing, Clockwise routing and Adaptive routing.
Table routing requires simple routers, which do not consume logical resources, but
leads to increased consumption of memory resources. Route calculation is carried
out in advance and is static. In algorithms of Clockwise routing and Adaptive rout-
ing, each router decides on how to route a packet to a specific port on the path of the
packet. Clockwise routing is not the optimal one: because of simplifying the algo-
rithm, the path of the packet, in contrast to Adaptive routing, is not the shortest.
Complication of routing algorithm (Adaptive routing) entails an increase in the costs
of logical resources of the chip.
Synthesis of communication subsystems for NoCs of different sizes for different
types of routing was carried out and formulas for estimating the costs of chip
resources, depending on the number of nodes, were calculated. This allowed
us to estimate how many routers can theoretically fit on an average static
FPGA chip. As a result, it was shown that ALMs were a more critical resource
than RAM which limited the number of routers. Thus, Table routing, or signif-
icantly simplified Clockwise routing is preferred. Nevertheless, it is required to
check the speed of algorithms, as well as to simulate NoCs with such commu-
nication subsystems.Declarations
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